Abstract-This paper describes the results of an implementation of a Bluetooth radio in a 0.18-m CMOS process. A low-IF image-reject conversion architecture is used for the receiver. The transmitter uses direct IQ-upconversion. The VCO runs at 4.8-5.0 GHz, thus facilitating the generation of 0 and 90 signals for both the receiver and transmitter. By using an inductor-less LNA and the extensive use of mismatch simulations, the smallest silicon area for a Bluetooth radio implementation so far can be reached: 5.5 mm 2 . The transceiver consumes 30 mA in receive mode and 35 mA in transmit mode from a 2.5 to 3.0-V power supply. As the radio operates on the same die as baseband and SW, the crosstalk-on-silicon is an important issue. This crosstalk problem was taken into consideration from the start of the project. Sensitivity was measured at 82 dBm.
I. INTRODUCTION
T HE BLUETOOTH standard [1] is now recognized as a standard for short-range data and voice transfer. Bluetooth uses the 2.4-2.5-GHz ISM band with a frequency hopping spread spectrum system using GFSK modulation. As Bluetooth was intended to replace wired peripherals, the standard was defined and written such that low-cost implementation (i.e., in CMOS) is feasible.
Presentations at the ISSCC2001 [2] and ISSCC2002 [3] showed a number of solutions in 0.5-m BiCMOS and 0.35-and 0.25-m CMOS. The ASICs presented in these papers require a large silicon area and/or have a relatively high power consumption. This paper describes the radio part of a Bluetooth single-chip ASIC (both radio and baseband/SW are integrated on the same die) in 0.18-m CMOS, which has a lower current consumption and smaller silicon-area compared to the radios in 0.35-and 0.25-m CMOS technology.
As our radio has to be functional and realize sufficient sensitivity in the presence of the complete digital baseband and SW (i.e., the baseband hardware, and the SW are in RAM and ROM on the same die) running at its clock frequency, crosstalk from the digital part of the ASIC to the analog part of the ASIC is a significant problem. Our approach to this problem resulted in a (measured) sensitivity of 82 dBm. Section II presents the architecture used in our single-chip Bluetooth ASIC. Section III discusses the inductor-less LNA. Section IV describes the implemented VCO. Section V discusses the implemented bandpass filter. Section VI discusses the centering of the bandpass filter in mass production. Our approach for analyzing the crosstalk-on-silicon problem is detailed in Section VII. Section VIII discusses miscellaneous issues, while Section IX concludes this paper with a summary and comparison with previous work.
II. THE RADIO ARCHITECTURE Fig. 1 shows the block diagram of the radio part of the single-chip Bluetooth ASIC. The heterodyne receiver uses an active poly-phase filter [4] , [5] at a low IF. The lower the IF, the lower the Q of the bandpass filter and the lower the power consumption. However, for a low IF, the -noise may become dominant. The IF was chosen to be 2 MHz as the best compromise between the -noise and the Q-factor of the bandpass filter. The output signal of the bandpass filter is fed to a limiter and then demodulated. A limiter receiver is used in this architecture, as opposed to a linear receiver to avoid long automatic gain control (AGC) settling times. The strength of the received signal (RSSI) is AD-converted and together with the demodulated signal (RX-data) is supplied to the baseband part of the chip.
The reference voltage for the bandpass filter (and all other filters on silicon) is generated by an autotuner circuit in a master-slave configuration. The autotuner is realized as a phase-locked loop (PLL) coupled to the crystal-oscillator frequency, whereby the VCO in the autotuner is a replica of the stages used in all filters. The local-oscillator signals for the receiver and transmitter are derived from a voltage-controlled oscillator (VCO) running at 4.8-5.0 GHz. This enables the use of smaller on-chip inductors (and thus a smaller silicon area) with a higher Q, while the Q of the varactors does not significantly influence the oscillator performance. A divide-by-2 circuit generates the required quadrature signals for the RX and TX mixers. The PLL incorporates a delta-sigma modulator in the divider block to enable locking to all Bluetooth channels, for any crystal oscillator frequency between 10 and 40 MHz. The loopfilter of the PLL is off-chip as the cost of the five discrete Rs and Cs is below 5 cents and therefore not worth integrating.
The crystal-oscillator is a fully balanced circuit. It can be trimmed on-frequency by means of two 7-b arrays of capacitors that can be switched in parallel with the crystal. In the case 0018-9200/02$17.00 © 2002 IEEE that a crystal reference is already available in the application, (i.e., 13 MHz in GSM), such a signal can be injected into the XO_P pin.
The transmitter uses IQ-ROM modulation. The low-frequency I-and Q-signals are generated from the TX-data by a ROM and fed to two DA converters. The DA-converter signals are lowpass filtered and then upconverted to 2.4-2. 5 GHz. An on-chip PA amplifies the signal to 4 dBm to the ASIC pins in a balanced output. The output power may be controlled in eight steps in order to save power and limit interference to other users.
The ASIC is prepared for Bluetooth Class 1 usage (i.e., 20 dBm output power): an off-chip PA can be used to amplify the on-chip generated 4 dBm to 20 dBm at the antenna. The power level of such an off-chip PA can be controlled by the pa-dac block.
The RF/radio ASIC contains an LNA, a PA, 3 VCOs, five bandgaps, eight regulators, two PLLs, two ADCs, seven DACs, three divider-chains, and a digital radio block including a delta-sigma modulator. Multiple bytes in the digital radio block are used for programming various functions in the radio, ranging from programming the synthesizer to setting various test modes. An on-chip multiplexer routes several on-chip signals to testpins to improve visibility and testability. The digital radio block is designed and (automatically) layed out as RF/radio part of the chip because of the close connection/cooperation with all analog blocks. The supply voltage for the RF/radio circuits is 2.5-3.0 V, except for the digital radio block, which runs at 1.8 V.
The digital circuits on the ASIC outside the RF/radio part are: the microprocessor, various UARTs, I2C, RAM, ROM, general purpose I/Os, and timers. These digital blocks all run from 1.8 V as in applications like cellular phones, and, like cellular phones, both the 1.8-V and the 2.5-3.0-V power supply voltage are available. Level-shifter circuits take care of the transfer of signals from 1.8 V from/to 2.5-3.0 V. At the start of the project, the serial interface between the digital part of the ASIC and the RF/radio part was defined. During the design, we had several meetings to discuss the floorplan of the ASIC. The design of the RF/radio part and the digital circuits was done independently and later on combined on a GDS2 layout level.
III. THE LNA Fig. 2 shows the schematic of the LNA: the LNA consists of a differential NMOS pair (M0-M1) with resistive loads and . The drain-gate feedback resistors and together with the of the differential pair and the load resistances determine the input impedance [6] . The voltage gain and the input impedance of the LNA are given by The LNA does not use inductors in order to save silicon area. The balun transforms the 50 on the PCB to 150 on the ASIC resulting in a noise figure of 3.5 dB at 2.5 GHz. The third-order intermodulation intercept point is 5 dBm, while the 1-dB compression level is 15 dBm (referred to the input). This LNA performance can only be reached by using devices with a minimum length of 0.18 m for M0-M1. However, the maximum voltage of these devices is limited to 1.9 V for a product lifetime of ten years. As the customer requirement for the supply voltage is 2.5-3.0 V, we used regulators to derive an on-chip regulated voltage of 1.75 V. The process supports a second oxide thickness, which is needed for the interface to off-chip digital circuitry anyway. The devices using this thick oxide have a minimum length of 0.36 m and a maximum voltage of 3.6 V. The schematic of the voltage regulator is also drawn in Fig. 2 , using thick-oxide devices M2-M6. Resistors R4-R5 determine the voltage gain of the regulator, in this case 1.75/1.2 1.46. Capacitors C0-C1 are added for stability reasons. An advantage of the regulator is that it isolates the LNA from any interference on the power supply lines. The LNA voltage regulator is also used for the mixers in the receiver front-end. For other circuits on the ASIC (i.e., high-frequency prescalers, LO-bufer stages, mixers, PA-RF circuits) that benefit from the performance of the thin-oxide devices, similar voltage regulator circuits are implemented.
IV. VCO Fig. 3 shows the schematic of the VCO. It consists of two cross-coupled NMOS devices -realizing the negative resistance, together with the inductors L0-L1, capacitors C0-C1, and varactors D0-D1. The inductors are made in (standard) extra thick metal 5 and metal 6 and reach a Q of 10 at 5 GHz. Diode varactors with a high Q ( 50 at 5 GHz) are used for tuning. Biasing is done by current source on top of the oscillator. As the power supply sensitivity is still very high (on the order of some MHz/V), a regulator is implemented. The measured phase noise is 122 dBc/Hz at a 3-MHz offset frequency. An array of capacitances can be switched in parallel with the transistors to trim the VCO on-frequency in the case of process spread. Programming has to be done in the application.
V. RECEIVE BANDPASS FILTER
The selectivity filter is a fifth-order Butterworth filter with a 1-MHz bandwidth. The active poly-phase filter [4] , [5] consists of four terminations of at the I-and Q-inputs and at the Iand Q-outputs (see Fig. 4 ). The five resonators (consisting of a gyrator with capacitive loads at the I-and Q-side) are connected between the I-and Q-channel. Gyrators in the forward I-and Q-paths isolate the resonators from each other. Fig. 5 shows the basic -cell used in the active poly-phase filter. It consists of inverter stages as presented in [7] . The local power supply voltage of all these inverters determines the filter center frequency and is coupled to the reference voltage generated by the autotuner. This inherently decouples the local supply voltage from the battery, thereby increasing power-supply rejection.
The -value of this -cell is determined by the of the NMOS and PMOS of the inverters (denoted as " -stage" in Fig. 5 ). Two common-mode feedback stages (denoted as " -feedback" in Fig. 5 ) are present to fix the common-mode level at the outputs outp-outn. The filter capacitance is determined by the sum of all MOS capacitances in this cell. Consequently, the width and length of the devices are chosen such that both the required and the filter capacitance are realized (see [8] ). As large device lengths are needed to realize this, the of the devices is reduced significantly, down to five to ten times the filter center frequency. Consequently, the gate-channel nonquasi-static effect, as modeled by the -parameter in the BSIM3V3.2 model, is very important in order to design such a filter with a flat passband and prevent it from oscillating. Fig. 6 shows the measured transfer of the filter. The bandwidth of the filter is 1 MHz centered at 2 MHz. As you can see, the passband is very flat, indicating no parasitic effects. The out-of-band rejection is better than 70 dB, also indicating no spurious responses and/or oscillations of the filter. This filter, together with a specially designed driving amplifier, outperforms the Bluetooth distortion and adjacent channel intermodulation specifications. Fig. 7 shows the measured receiver selectivity from two samples, together with the Bluetooth specification. The "hump" that appears at a channel offset of 4 MHz is actually the image channel in our low-IF receiver. It is clear that the Bluetooth requirements are fulfilled. ). The VCO uses the same basic -cell as in the bandpass filter (see Fig. 5 ). The PLL then takes care that the divided VCO signal is exactly synchronized with the crystal frequency. As the VCO tune voltage is copied to act as a tune voltage for the bandpass filter (and all other filters on silicon), the bandpass filter will also be centered. Only mismatch between the -cell in the VCO and the -cell in the bandpass filter will give rise to the bandpass filter being off-center.
Mismatch can have a huge impact on silicon area, as mismatch scales inversely proportional with the square root of the area of the devices [9] . Thus, for instance, if the mismatch is a factor of two too large, the area has to be increased by a factor of four! Mismatch information on low-frequency effects, i.e., mismatch in resistance for resistors, mismatch in capacitance for capacitors, and mismatch in threshold voltage and transconductance of MOS devices, must therefore be available and implemented in the Process Design Kit in order to optimize silicon area.
In the case of our autotuner, this is not enough. As the VCO in the autotuner and the bandpass filters use the same -stages (see Fig. 5 ), the mismatch in MOS capacitance becomes very important. This mismatch has to be known and implemented in the Process Design Kit in order to simulate the mismatch between the center frequency in the VCO and the center frequency of the bandpass filter in this master-slave configuration. Fig. 9 shows an example of a simulation result of the autotuner-VCO. As can be seen from the simulation results in Figs. 9 and 4, the standard deviation on filter center frequency is on the order of 6 kHz (i.e., kHz, which has been confirmed by measurements), which is low enough not to become a performance problem in mass production.
VII. SILICON CROSSTALK
A problem with the design of a single-chip radio-baseband-software ASIC is crosstalk. Crosstalk may be caused by crosstalk on the PCB, crosstalk via the bonding wires and package, crosstalk via ground and supply lines and crosstalk due to the silicon substrate. The main issue of this crosstalk problem is that we do not have ways to easily predict the effects (magnitude) of the crosstalk. PCBs, packages, and ground and supply-line series resistances have to be modeled, thus increasing the complexity of the design and thus simulation time.
The interfering signals can have consequences dominated by either linear or nonlinear behavior. Nonlinear crosstalk may create modulation of signals (FM/AM, and thus create extra spurious components) or shifts bias points and gives pushing and/or pulling effects on oscillators like a VCO or a crystal oscillator.
Silicon crosstalk (or in general any crosstalk) can be minimized by separation of the desired signal and the interfering signal in the frequency domain (this may prove difficult due to high data rates), separation in the time domain (no digital activity during reception/transmission of signals), or by lowering the interference source (introduce jitter on clocks) and/or isolation (use extra layout measures such as shielding or triple-well), or compensation and balancing. But how much does this improve our design? The answer to this question should be found early in the design, otherwise the ASIC may fail type approval and/or mass production in the end.
The most important aspect in the discussion on silicon crosstalk is that the number of gates in the digital part of the chip is so large ( 1 M) that it is not practical to include them all in analog simulations. The fast slopes of digital signals in a 0.18-m process generate harmonics in the gigahertz range, even when the digital part is only clocked at 10 40 MHz. If software is present in on-chip ROM, the exact behavior will be unpredictable.
State-of-the-art tools allow modeling of the substrate crosstalk after the layout has been finalized but investigating a completely layed out chip is very time consuming; most probably even longer than silicon processing itself. Sometimes, the modeling only starts after receiving first silicon, because there are "problems." On top of that, designers still consider the substrate crosstalk as "black magic." Our strategy was to start dealing with this problem during the design phase of the project.
The digital blocks (and also the memory access) on the ASIC were modeled in terms of power supply voltage, current consumption, frequency, and their behavior since the signals in these block behave either like clocked signals or more like pseudorandom-bit (PRB) sequence signals. Then, a simple effective large inverter with the same performance (i.e., the same current consumption) was used as a replacement for this large digital block. As an example, we model two digital blocks: the microprocessor and the RAM. The micro-processor consist of 75 kgates, runs at 10 MHz, and consumes 5 mA at V. The microprocessor is similar to a purely clocked block. We replace this complete block by a single large inverter which is 70.000 times larger than the minimum-sized inverter in our 0.18-m CMOS process. The RAM consist of 256 kb, is accessed with a clock of 5 MHz, and consumes 6 mA at V. The RAM is accessed in a pseudorandom manner. We replace this RAM by a single large inverter which is 600 000 times larger than the minimum-sized inverter in our 0.18-m CMOS process. The combination of both blocks (or even more blocks) can now be used in a silicon-crosstalk simulation.
At the start of the project, only a floorplan of the ASIC was available (see Fig. 10 ). We used this floorplan together with the program SubstrateStorm [10] to generate an RC-netlist as a model for the substrate. This RC-netlist was then used for silicon-crosstalk simulations.
The combination of the digital effective inverters, the substrate netlist, and the sensitive analog circuitry, like the LNA and VCO, were then simulated. Effects of the digital interference on the analog circuitry were then minimized or gave rise to specifications on the analog blocks. See [11] , [12] for more details on the procedure.
In the case of our single-chip Bluetooth ASIC, several measures were taken for minimizing the crosstalk: in the layout, a specially designed P-type wall isolates the radio from the baseband (also see [13] ). This wall is approximately 300 m wide and has multiple bumps to the ball-grid-array (BGA) package such that all digital interference traveling to the analog part are picked up and shorted to the ground connection in the package. The area consumed by this isolation wall is 1.4 mm , which will be lowered significantly in future versions. The isolation provided by this wall is dependent on the number of ground connections from the wall to the package (or PCB) and the length of the wire to the package (or PCB). In our case, we use 13 bumps with a wire length below 1 mm (or an inductance below 1 nH) and then the wall gives us some 25 dB of isolation at 2.5 GHz. The isolation decreases 6 dB/octave for lower frequencies until it flattens out around 100 MHz. Isolation increases with distance, but, more importantly, it increases with the size of the blocks on either end, i.e., the size of the block that generates the interference and the size of the block that picks up the interference.
All sensitive circuits in the analog part of the ASIC are balanced and have high common-mode rejection and low common-mode to differential-mode conversion, such that interference on the sensitive nodes is minimal. Separate supplies (we use five supply domains in the digital part of the ASIC and five more in the RF/radio part of the ASIC) and the extensive use of power supply regulators increases the power-supply rejection of sensitive circuit like the LNA and the VCO such that interference that is present on the power supplies does not enter these circuits.
As stated in the previous section, high-frequency mismatch information was needed for the filter design and optimization. It was also needed for RF design, for example, the LNA in Fig. 2 in combination with the desire to realize a low common-mode to differential-mode conversion for minimizing silicon-crosstalk. As we are operating the LNA close to its 3-dB bandwidth, the parasitic capacitances in the load resistors, the feedback resistors and the MOS devices play a role in the common-mode to differential-mode conversion.
Of course, it is not sufficient to only solve silicon-crosstalk, other crosstalk issues (PCB, package, power decoupling) have to be solved as well. The measured sensitivity of the receiver, while Bluetooth reception is taking place (so the digital part is running), is 82 dBm.
VIII. MISCELLANEOUS
The RFCMOS8 process with dual oxide thickness (3.2 nm giving 0.18-m devices and 7 nm giving 0.36-m devices) was used. Two extra masks realize a high-Q metal-metal capacitor and a buried-N-layer, thus giving the possibility of isolating the MOS devices from the substrate. Fig. 11 shows a photograph of the ASIC. The radio part of the ASIC is in the right-hand upper corner: it occupies 5.5 mm including pads (4.0 mm excluding pads). The photograph was taken on a bonded version of the ASIC in a CQFP80 package. We used this package for debugging and functionality tests. For production, the ASIC will be flip-chip mounted on a BGA. All ASIC pins fulfill 2-kV (human-body model) ESD protection, including the RF pins. Fig. 12 shows a plot of the measured RSSI value versus input power. The RSSI value is monotonic and has a range from 70 to 30 dBm. It fulfills Bluetooth specifications.
The power consumption in various Bluetooth modes [1] is very low due to averaging: the receiver, transmitter, and synthesizer are not continuously ON. For instance, in the HV1-mode, the radio is in receive (transmit) for 30% (30%) of the time. The synthesizer is switched on well in advance of a receive or transmit slot in order to lock the PLL. The resulting averaged current consumption is then 23 mA for the HV1-mode, 9 mA for the HV3-mode, and 0.3 mA for the PAGE-SCAN-mode, as shown in Fig. 13 . The transmitter output spectrum with a pseudorandom data signal supplied to the transmit-IQROM is shown in Fig. 14 . The spectrum is quite close to the ideal Bluetooth transmit spectrum. is 2-4 times smaller compared to the IME/OKI, Broadcom, Conexant, Silicon Wave, Trancilica, and Hitachi radios. The RX part of our radio consumes 30%-50% less current compared to the solutions in 0.35-and 0.25-m CMOS. Only the SiGe BiCMOS solution from Conexant has a lower power consumption.
IX. CONCLUSION
We reported the RF part of a single-chip Bluetooth ASIC. The direct upconversion transmitter uses 35 mA, while the receiver consumes 30 mA from the 2.5-3.0-V power supply. An active poly-phase bandpass filter realizes the channel selection. An autotuner automatically centers the bandpass filter independent of process corners, power supply voltage, or temperature. The modeling of mismatch, especially the mismatch in MOS capacitance, is essential in realizing a high yield in mass production. Our approach to silicon crosstalk resulted in a (measured) sensitivity of 82 dBm. This transceiver is the smallest integrated CMOS Bluetooth radio so far. Gary Shipton (A'91) received the B.Sc. degree in electrical and electronic engineering from the University of London, Queen Mary College, London, U.K., in 1978.
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